![A Leakage Reduction Charge Pump based Domino Logic for Low Power VLSI Circuits | International Journal of Intelligent Systems and Applications in Engineering A Leakage Reduction Charge Pump based Domino Logic for Low Power VLSI Circuits | International Journal of Intelligent Systems and Applications in Engineering](https://ijisae.org/public/journals/1/submission_2218_2502_coverImage_en_US.png)
A Leakage Reduction Charge Pump based Domino Logic for Low Power VLSI Circuits | International Journal of Intelligent Systems and Applications in Engineering
![Circuit diagram of a full-bit adder using the standard N-P domino logic... | Download Scientific Diagram Circuit diagram of a full-bit adder using the standard N-P domino logic... | Download Scientific Diagram](https://www.researchgate.net/publication/321069660/figure/fig3/AS:944367862837248@1602166252046/Circuit-diagram-of-a-full-bit-adder-using-the-standard-N-P-domino-logic-50.png)
Circuit diagram of a full-bit adder using the standard N-P domino logic... | Download Scientific Diagram
![Design of Low Power Fast Full Adder using Domino Logic Based on magnetic tunnel junction and Memristor Design of Low Power Fast Full Adder using Domino Logic Based on magnetic tunnel junction and Memristor](https://www.redalyc.org/journal/707/70767026005/70767026005_gf2.png)